# Multiphase DC-DC Converters Using a Boost-Half-Bridge Cell for High-Voltage and High-Power Applications 

Changwoo Yoon, Joongeun Kim, and Sewan Choi, Senior Member, IEEE


#### Abstract

In this paper, multiphase dc-dc converters are proposed for high-voltage and high-power applications. A generalized converter is configured such that the boost-half-bridge (BHB) cells and voltage doublers are connected in parallel or in series to increase the output voltage and/or the output power. In addition to reduced device voltage and current ratings by the connection, the proposed converter has the following features: high-step-up voltage gain with significantly reduced transformer turn ratio, lowinput current ripple due to interleaving effect, zero-voltage switching turn-ON of switches and zero-current switching turn-OFF of diodes, no additional clamping and start-up circuits required, highcomponent availability and easy thermal distribution due to the use of multiple small components, and flexibility in device selection resulting in optimized design. A design guideline of determining the optimum circuit configuration for given output voltage and power level is presented. Experimental results are also provided to validate the proposed concept.


Index Terms-Active clamping, boost-half-bridge (BHB), high step-up, multiphase, soft-switched.

## I. Introduction

THE ISOLATED step-up dc-dc converter has been increasingly needed in high-power applications, such as fuel-cell systems, photovoltaic systems, hybrid electric vehicles, and uninterruptible power system (UPS), where high-step-up ratio and the use of high-frequency transformers for galvanic isolation and safety purpose are required. The multiphase dc-dc converter could be a choice of topology for high-power applications. Generally, the multiphase dc-dc converter has several advantages over the conventional dc-dc converter based on full-bridge, half-bridge, and push-pull topologies, reduction of MOSFET conduction losses, easy device selection due to reduced current rating, reduction of the input and output filters' volume due to increased effective-switching frequency by a factor of phase number, and reduction in transformer size due to better transformer utilization. Several isolated three-phase dc-dc converters have been proposed for high-power applications [1]-[10]. They can

[^0]be classified into voltage-fed [1]-[5] and current-fed [6]-[10] types. The first three-phase dc-dc converter that has been introduced by Ziogas in [1] does not provide soft commutation, which limits the switching frequency and the power density. The asymmetrical pulsewidth modulation (PWM) has been proposed to provide zero-voltage switching (ZVS) commutation, which utilizes transformer leakage inductances and MOSFET output capacitors [2]. The hybridge rectifier has been employed to reduce the diode conduction losses in the low-voltage and high-current applications [3]. An active-clamping technique not only suppresses the surge voltage, but helps to reduce the circulating current and compensate the duty cycle loss [4]. At the expense of increased number of switches, the V6 converter [5] becomes beneficial in higher power application. The currentfed converter, compared to its voltage-fed counterpart, exhibits lower transformer turns ratio, smaller input current ripple, and lower diode voltage rating.

The three-phase current-fed dc-dc converter proposed so far can be classified by primary-side configuration into three basic topologies: push-pull [6], [7], full-bridge [8], and halfbridge [9], [10]. Among them, the current-fed push-pull converter [6] has the simplest structure and the least number of components, but suffers from dissipative losses associated with hard switching of main switches and voltage spikes caused by leakage inductance of the high-frequency transformer. An activeclamped current-fed push-pull converter [7] achieves ZVS operation and lossless clamping as well as enlarges the operating duty cycle to whole range at the expense of increased components and complexity. A full-bridge-based current-fed converter with active clamp [8] also achieve ZVS of main switches, but the single-active clamp branch suffers from high-current rating and high-switching frequency, which is three times the switching frequency of the main switch. The passive [9] and active [10] clamping versions of the L-type half-bridge-based current-fed converter were proposed with similar advantages and disadvantages discussed in the aforementioned schemes.

In the meanwhile, the boost-half-bridge (BHB) converter has been presented [11]-[15]. It demonstrates the following features: small input filter due to continuous input current, low electromagnetic interference (EMI) due to ZVS turn ON of all power switches, wide-input voltage range application due to wide-duty cycle range. The BHB converter with a voltagedoubler rectifier at the secondary has further advantages, which are no dc magnetizing current of the transformer, reduced voltage surge associated with diode reverse recovery, and no circulating current due to absence of output filter inductor [13].


Fig. 1. BHB cell as a building block for the proposed multiphase converter.

In this paper, multiphase dc-dc converters using a BHB converter as a basic building block are proposed for high-voltage and high-power applications. A generalized multiphase dc-dc converter is configured in such a way that the BHB cell and the voltage-doubler rectifier are connected in series, in parallel, or by combination of them at the primary and secondary, respectively, to increase the output voltage and/or the output power. Therefore, the device current rating of the proposed multiphase converter is reduced by increasing the number of parallel connection, and the device voltage rating is reduced by increasing the number of series connection. In summary, in addition to the advantages of the conventional multiphase converter, which include reduced current rating and reduced volume of input and output filters resulting from the interleaved switching, the proposed multiphase converter has the following features.

1) Significantly reduced turn ratio of the transformer and voltage rating of the diodes and capacitors, and therefore, especially suitable to high-step-up applications.
2) Natural ZVS turn-ON of main switches using energy stored in transformer leakage inductor, and zero-current switching (ZCS) turn-OFF of rectifier diodes, which results in greatly reduced voltage surge associated with the diode reverse recovery.
3) No additional clamping and start-up circuits required due to the proposed interleaved asymmetrical PWM switching.
4) High-component availability, easy thermal distribution, and low profile due to the use of multiple small components instead of single-large component.
5) Flexibility in device selection by proper choice of topology resulting in optimized design under harsh design specification.
The interleaving effect of the multiphase configuration is examined. How to determine the optimum circuit configuration for given output voltage and power level is also presented.

## II. Proposed Multiphase DC-DC Converter

## A. Generalized Multiphase DC-DC Converter

Fig. 1 shows the BHB cell that is used as a building block of the proposed multiphase converter. Fig. 2 shows the generalized circuit of the proposed multiphase dc-dc converter for highvoltage and high-power applications.

The generalized converter has " $N$ " groups of converters, where each group of switch legs is connected in parallel at the low-voltage high-current side, while each group of voltage doublers is connected in series at the high-voltage low-current side, i.e., " $N$ " is the number of voltage doublers connected in


Fig. 2. Proposed multiphase dc-dc converter ( $N$ is the number of seriesconnected voltage doublers, and $P$ is the number of diode legs connected to the same output capacitors).


Fig. 3. Example circuit configuration of the proposed multiphase converter, which illustrates how to increase the output voltage $(P=1)$.
series to build the output voltage. Each of $N$ groups also has " $P$ " parallel connected legs, where " $P$ " is the number of switch or diode legs connected in parallel to increase the output power.

For example, the " $N$ th" group having " $P$ " parallel-connected legs includes input inductors $L_{N 1}$ to $L_{N P}$, upper switches $S_{U, N 1}$ to $S_{U, N P}$ (lower switches $S_{L, N 1}$ to $S_{L, N P}$ ), transformers $T_{N 1}$ to $T_{N P}$, and upper diodes $D_{U, N 1}$ to $D_{U, N P}$ (lower diodes $D_{L, N 1}$ to $D_{L, N P}$ ), which are connected to the same output capacitors $C_{\mathrm{OU}, N}\left(C_{\mathrm{OL}, N}\right)$.

In summary, " $N$ " could be increased to get higher output voltage, and " $P$ " could be increased to get higher output power. Fig. 3 shows an example circuit configuration when $P$ is equal to 1, which illustrates how to increase output voltage by increasing " $N$." Fig. 4 shows an example circuit configuration when $N$ is equal to 1 , which illustrates how to increase power level by increasing " $P$." In both cases, the interleaving technique can be applied to reduce the size of input filter inductors, and input and output capacitors. Therefore, " $N$ " and " $P$ " could properly be chosen according to given output voltage and power level. This could give flexibility in device selection resulting in optimized design even under harsh design specifications.

## B. Operating Principles

The key waveforms of the generalized multiphase dc-dc converter are shown in Fig. 5. The interleaved asymmetrical PWM switching is applied to the multiphase converter, i.e., $D$ and $1-D$ are the duty cycles of lower and upper switches of a leg, respectively, and each leg is interleaved with a phase difference of $2 \pi /(N \cdot P)$. The average value of the inductor current can be


Fig. 4. Example circuit configuration of the proposed multiphase converter, which illustrates how to increase the output power $(N=1)$.


Fig. 5. Key waveforms of the generalized multiphase dc-dc converter. obtained by

$$
\begin{equation*}
I_{L, \mathrm{av}}=\frac{V_{O}^{2}}{V_{S} R_{O}} \frac{1}{N P} . \tag{1}
\end{equation*}
$$

This value decreases as $N \cdot P$ increases. The magnitude of the inductor current ripple is obtained by

$$
\begin{equation*}
\Delta I_{L}=\frac{V_{S}}{L f_{S}} D \tag{2}
\end{equation*}
$$

The positive-peak value of the primary winding current can be obtained by

$$
\begin{equation*}
I_{L_{k},+\mathrm{pk}}=\frac{2 V_{O}}{(1-D) R_{O}} \frac{N_{S}}{N_{P}} \frac{1}{P}+\frac{D^{2} V_{S}}{\left(D^{2}+(1-D)^{2}\right) L_{k} f_{s}} \tag{3}
\end{equation*}
$$

It decreases as $P$ increases and does not depend on $N$. The negative-peak value of the primary winding current can be obtained by

$$
\begin{equation*}
I_{L_{k},-\mathrm{pk}}=\frac{2 V_{O}}{D R_{O}} \frac{N_{S}}{N_{P}} \frac{1}{P}+\frac{(1-D) D V_{S}}{\left(D^{2}+(1-D)^{2}\right) L_{k} f_{s}} \tag{4}
\end{equation*}
$$

It decreases as $P$ increases and does not depend on $N$.

## C. ZVS Characteristics of Main Switch

The ZVS current of main switches is related with the difference of the inductor current and the primary winding current $i_{L}-i_{L_{k}}$, as shown in Fig. 5. The negative peak of $i_{L}-i_{L_{k}}$ is $I_{S_{L}, \mathrm{ZVS}}$, which is ZVS current for lower switches when the upper switch is turned off and can be expressed as follows:

$$
\begin{align*}
I_{S_{L}, \mathrm{ZVS}}= & \left|I_{L_{k},+\mathrm{pk}}\right|-\left(I_{L, \mathrm{av}}-\frac{1}{2} \Delta I_{L}\right) \\
= & \frac{V_{O}}{(1-D) R_{O}} \frac{N_{S}}{N_{P}} \frac{2}{P}+\frac{D^{2} V_{S}}{\left(D^{2}+(1-D)^{2}\right) L_{k} f_{s}} \\
& -\frac{V_{O}^{2}}{V_{S} R_{O}} \frac{1}{N P}+\frac{D V_{S}}{2 L f_{s}} . \tag{5}
\end{align*}
$$

The positive peak of $i_{L}-i_{L_{k}}$ is $I_{S_{U}, \mathrm{ZVS}}$, which is ZVS current for upper switches when the lower switch is turned off and can be expressed as follows:

$$
\begin{align*}
I_{S_{L}, \mathrm{ZVS}}= & \left|I_{L_{k},-\mathrm{pk}}\right|-\left(I_{L, \mathrm{av}}+\frac{1}{2} \Delta I_{L}\right) \\
= & \frac{V_{O}}{D R_{O}} \frac{N_{S}}{N_{P}} \frac{2}{P}+\frac{(1-D) D V_{S}}{\left(D^{2}+(1-D)^{2}\right) L_{k} f_{s}} \\
& +\frac{V_{O}}{V_{S} R_{O}} \frac{1}{N P}+\frac{1}{2} \frac{V_{S}}{L f_{s}} D \tag{6}
\end{align*}
$$

To ensure the ZVS turn ON of upper switch $S_{U}$, the following condition should be satisfied:

$$
\begin{equation*}
\frac{1}{2} L_{k} I_{S_{U}, \mathrm{ZVS}}^{2}>\frac{1}{2} C_{\mathrm{os}, \mathrm{tot}}\left(\frac{V_{S}}{1-D}\right)^{2} \tag{7}
\end{equation*}
$$

In fact, the condition of (7) can easily be satisfied, and ZVS of upper switch $S_{U}$ can be achieved over the whole load range. To ensure the ZVS turn ON of lower switch $S_{L}$, the following condition should be satisfied:

$$
\begin{equation*}
\frac{1}{2} L_{k} I_{S_{L}, \mathrm{ZVS}}^{2}>\frac{1}{2} C_{\mathrm{os}, \mathrm{tot}}\left(\frac{V_{S}}{1-D}\right)^{2} \tag{8}
\end{equation*}
$$

Equation (8) may not be satisfied under the conditions of small transformer leakage inductance, large input filter inductance, and/or heavy load [refer to (5)]. Increasing transformer leakage inductance to enlarge the ZVS region makes the duty cycle loss large, resulting in increased turn ratio. Instead, in order to enlarge the ZVS region, the input inductance can be decreased so that $I_{S_{L}, \text { ZVS }}$ can be increased. However, decreasing the input filter inductance increases the current rating of the power devices, and therefore, the input filter inductance should be properly chosen considering a tradeoff between the ZVS region and the device current ratings.


Fig. 6. ZVS currents and ZVS ranges of lower and upper switches as the function of the input voltage and output power when $N=3$ and $P=1$. (a) Lower switch. (b) Upper switch ( $V_{S}=35-55 \mathrm{~V}, V_{O}=400 \mathrm{~V}, P_{O}=100 \mathrm{~W}-5 \mathrm{~kW}, N_{S} / N_{P}=2$, and $\left.L_{k}=4 \mu \mathrm{H}\right)$.


Fig. 7. RMS current of input capacitor as a function of input voltage and $N$ when $P=1$. (a) $C_{\mathrm{IL}}$. (b) $C_{\mathrm{IU}}\left(V_{S}=35-55 \mathrm{~V}, V_{O}=400 \mathrm{~V}, P_{O}=100 \mathrm{~W}-5 \mathrm{~kW}\right.$, and $L_{k}=4 \mu \mathrm{H}$ ).

Using (5)-(8), the ZVS currents and ZVS ranges of lower and upper switches as the function of input voltage and output power are plotted, respectively, as shown in Fig. 6. As shown in Fig. 6(a), the ZVS current of the lower switch tends to increase as the output power increases and decrease as the input voltage increases. This means that the ZVS turn-ON of the lower switch can be more easily achieved under the condition of higher output power and lower input voltage. It is noted that the ZVS range of the lower switch becomes broader for smaller total output capacitance $C_{\mathrm{os}, \text { tot }}=C_{\mathrm{oss}, S_{L}}+C_{\mathrm{oss}, S_{U}}$ of MOSFETs. For example, if MOSFETs with total output capacitance $C_{o s, \text { tot }}$ of 1.5 nF are selected in this example, the ZVS turn-ON of the lower switch can be achieved with output power, which is greater than 1000 W at input voltage of 40 V [see Fig. 6(a)].

The ZVS current of the upper switch tends to increase as the output power and input voltage increase. It should be noted from Fig. 6(b) that the ZVS turn-ON of the upper switch can be achieved in the overall input voltage and output power ranges.

## D. Interleaving Effect

Each leg of the multiphase converter is switched with a phase difference of $2 \pi /(N \cdot P)$. The ripple frequency of the input and input capacitor currents becomes $N \cdot P$ times the switching frequency of the main switch. The rms current of the input and input capacitor also decrease as $N$ and $P$ increases.

The ripple frequency of the output capacitor current becomes $P$ times the switching frequency of the main switch. The rms current of the output capacitor decreases as $P$ increases. Due to the interleaved operation, the weight and volume of input capacitors, output capacitor, and input inductors are significantly reduced.

The interleaving effect on the input inductor and output capacitor of the proposed converter is obvious and has been mentioned in many literatures [12]-[14]. The interleaving effect on the input capacitors $C_{\mathrm{IU}}$ and $C_{\mathrm{IL}}$ differs from that of the input inductor and output capacitor. The capacitor rms currents are calculated and plotted in Fig. 7 as a function of input voltage and $N$. It tends to decrease as $N$ increases in general. The


Fig. 8. Voltage conversion ratio as a function of duty ratio $D$ with different $N$ and $P\left(V_{S}=35 \mathrm{~V}, V_{O}=400 \mathrm{~V}, L_{k}=4 \mu \mathrm{H}, f_{S}=50 \mathrm{kHz}, N_{S} / N_{P}=2\right.$, and $\left.P_{O}=5 \mathrm{~kW}\right)$.
capacitor current as a function of $P$ is not shown in this paper and it also tends to decrease as $P$ increases.

## E. Voltage Conversion Ratio

The ideal voltage conversion ratio of the proposed converter can be obtained by

$$
\begin{equation*}
\frac{V_{O}}{V_{S}}=\frac{N}{1-D} \frac{N_{S}}{N_{P}} \tag{9}
\end{equation*}
$$

Basically, as $N$ increases the voltage conversion ratio linearly increases. Considering the effect of voltage drop across the leakage inductance of the transformer, the actual voltage conversion ratio can be obtained by (10), as shown at the bottom of the page.

In Fig. 8, the actual voltage conversion ratio is plotted as a function of duty ratio $D$ with different $N$ and $P$. It can be seen that as $P$ increases the voltage conversion ratio also slightly increases (theoretically, it converges to the ideal voltage conversion ratio as $P$ increases to infinity), since the effect of the voltage drop across the leakage inductance on the voltage conversion ratio becomes smaller.

In general, the duty cycles of the conventional voltage-fed and current-fed converters based on push-pull, half-bridge, or full-bridge topologies are restricted to smaller than 0.5 or larger than 0.5 , respectively. However, the duty cycle of the proposed converter based on the BHB cell ranges from 0 to 1 , resulting in no use of an additional clamping circuit as well as improved dynamic characteristics. It should be noted that no additional start-up circuits is also required for the proposed converter, since there is no restriction on the duty cycle.

It should also be noted that the rectifier diodes of the proposed converter are turned off with ZCS, as shown in Figs. 5 and 10 , surge voltage associated with the diode reverse recovery is trivial, and therefore, the snubber circuit does not necessitate.

TABLE I
Transformer Turn Ratio and Voltage Rating of the Switch and DIODE ( $V_{S}=35-55 \mathrm{~V}, V_{O}=400 \mathrm{~V}$, AND $P_{O}=5 \mathrm{KW}$ )

| $\boldsymbol{N}$ | Range of <br> $\boldsymbol{N}_{\boldsymbol{S}} / \boldsymbol{N}_{\boldsymbol{P}}$ | $\boldsymbol{N}_{\boldsymbol{S}} / \boldsymbol{N}_{\boldsymbol{P}}$ | Range of <br> $D$ | Switch <br> $\boldsymbol{V}_{\boldsymbol{P K}}$ | Diode <br> $\boldsymbol{V}_{\boldsymbol{P K}}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{1}$ | $3.0 \sim 7.0$ | 5 | $0.32 \sim 0.72$ | 125 | 400 |
| $\mathbf{2}$ | $1.6 \sim 3.5$ | 4 | $0.41 \sim 0.68$ | 107.7 | 200 |
| $\mathbf{3}$ | $1.1 \sim 2.3$ | 2 | $0.38 \sim 0.61$ | 89 | 133 |
| $\mathbf{4}$ | $0.8 \sim 1.8$ | 1.5 | $0.35 \sim 0.57$ | 81.3 | 100 |

## III. Design Example

In this section, a design example of the proposed converter is presented, considering the following specifications:

- $P_{O}=5 \mathrm{~kW}, ~ \bullet V_{O}=400 \mathrm{~V}, ~ \bullet V_{S}: 35-55 \mathrm{~V}$,
$\bullet L_{k}=4 \mu \mathrm{H}, \bullet f_{S}=50 \mathrm{kHz}, \bullet \Delta I_{s}=5 \%, \bullet \Delta V_{O}=3 \%$.
The usable range of the transformer turn ratio can be calculated, using (9), as follows:

$$
\begin{equation*}
\frac{V_{O}}{V_{S, \min }} \frac{1-D_{\max }}{N}<\frac{N_{S}}{N_{P}}<\frac{V_{O}}{V_{S, \max }} \frac{1-D_{\min }}{N} \tag{11}
\end{equation*}
$$

The duty cycle of each switch of the proposed converter, theoretically, ranges from 0 to 1 due to the switching method based on asymmetrical PWM. However, the operating duty cycle should be limited, say $0.3<D<0.7$, since too small or large duty cycles cause large peak current rating of the components. Table I lists the usable range of the transformer turn ratio for several cases of $N$ for a specified duty cycle range of $0.3<D<$ 0.7 .

A proper transformer turn ratio is chosen within the usable range, considering the actual duty cycle range, which also affects the voltage and current rating of the switch and diode. It should be noted that the peak voltage rating of the main switch is calculated to be $V_{S, \text { min }} /\left(1-D_{\max }\right)$, where $D_{\text {max }}$ depends on the output voltage, $N$, and $P$, as shown in (10).

In this example, $N$ is chosen to be 3 so that the switch voltage rating is 89 V , and therefore, the MOSFETs with lower $R_{\mathrm{ds}(\mathrm{ON})}$ can be chosen for the proposed converter, resulting in reduced conduction losses. The peak diode voltage rating is 133 V , a third of output voltage, due to the series connection of the three voltage doublers. A Schottky diode of voltage rating of 170 V with lower reverse recovery loss and forward voltage drop can be used, and the losses associated with rectifier diodes can be significantly reduced. With $N=3$ and several cases of $P$, the current rating of the main switch and rectifier diode can also be calculated using the current waveform in Fig. 5.

Table II lists the current rating of the switch and diode for several cases of $P$ when $N=3$. In this example, $P$ is chosen to be 1, and the MOSFET IXFH120N15 (150 V, 120 A ) and the Schottky diode STPS30170C (170V, 30A) are selected, which

$$
\begin{equation*}
\frac{V_{O}}{V_{S}}=\frac{D^{2}(1-D)}{\left(\left(\left((2 D-1)^{2}+1\right) L_{k} f_{s} N_{S}\right) / N_{P} R_{O}\right)(1 / P)+\left(\left(D^{2}(1-D)^{2} N_{P}\right) / N_{S}\right)(1 / N)} \tag{10}
\end{equation*}
$$

TABLE II
Current Rating of the Switch and Diode With $N=3\left(V_{S}=35-55 \mathrm{~V}\right.$, $V_{O}=400 \mathrm{~V}$, AND $\left.P_{O}=5 \mathrm{KW}\right)$

| $\boldsymbol{P}$ | Lower <br> Switch <br> $I_{S L, r m s}$ | Upper <br> Switch <br> $I_{S U, r m s}$ | Upper Diode <br> $I_{D U, a v}\left(I_{D U, P K}\right)$ | Lower Diode <br> $I_{D L, a v}\left(I_{D L, P K}\right)$ |
| :---: | :---: | :---: | :---: | :---: |
| $\mathbf{1}$ | 67.8 | 29.7 | $14.0(58)$ | $14.0(58)$ |
| $\mathbf{2}$ | 33 | 14 | $7.0(29)$ | $7.0(29)$ |
| $\mathbf{3}$ | 16.5 | 7 | $4.7(19.3)$ | $4.7(19.3)$ |
| $\mathbf{4}$ | 8.2 | 3 | $3.5(14.5)$ | $3.5(14.5)$ |



Fig. 9. Circuit diagram of the proposed converter with $N=3$ and $P=1$.
satisfy both voltage ratings in Table I and current ratings in Table II.

The circuit diagram of the proposed multiphase converter with $N=3$ and $P=1$ is shown in Fig. 9. The proposed converter with $N=3$ and $P=1$ consists of three filter inductors, six MOSFET switches, two input capacitors at the low-voltage side and three series-connected voltage-doubler rectifiers at the high-voltage side. Three high-frequency transformers are employed for stepup and isolation. Three voltage-doubler rectifiers are connected in series at the output so that the diode voltage rating becomes one-third of the output voltage. The proposed converter also employs six output capacitors, but total energy volume of the capacitors are smaller, since the capacitor peak voltage is much smaller.

Since the ideal voltage conversion ratio of the proposed converter is three times that of the conventional BHB converter, the required turn ratio has greatly reduced $N_{P}: N_{S}=1: 2$ in this example, which reduces the number of turns of the transformer winding, leading to reduced copper loss and leakage inductance of the transformer. The ratings of the passive components, such as the input inductor, the input capacitor, and the output capacitor according to the design specification are calculated and listed in Table III.

Fig. 10 shows key waveforms of the proposed converter with $N=3$ and $P=1$. The three switch legs are interleaved with $120^{\circ}$ phase shift, and the upper and lower switches of each leg are operated with asymmetrical complementary switching to regulate the output voltage. The converter has six operating modes within each operating one-third cycle.

Fig. 11 shows the equivalent circuits of the six operating modes. At the beginning of Mode 3, the output capacitor of upper switch $S_{U, 1}$ is discharged by $I_{S_{U}, \mathrm{ZVS}}$, summation of the

TABLE III
Ratings of Passive Components with $N=3, P=1\left(V_{S}=35-55 \mathrm{~V}\right.$, $V_{O}=400 \mathrm{~V}, P_{O}=5 \mathrm{KW}, \Delta I_{s}=5 \%$, AND $\left.\Delta V_{O}=3 \%\right)$

|  | Design item | Value |
| :---: | :---: | :---: |
| Input filter inductor $L_{1}, L_{2}, L_{3}$ | Inductance | 12uH |
|  | $\mathrm{I}_{\mathrm{rms}}\left(\mathrm{I}_{\mathrm{p} k}\right)$ | $48.45 \mathrm{~A}(64.65 \mathrm{~A})$ |
| Input capacitor $C_{I U}, C_{I L}$ | Capacitance | 20uF |
|  | $\mathrm{I}_{\mathrm{rms}}\left(\mathrm{I}_{\mathrm{p} k}\right)$ | 56.19A (122.69A) |
| Output capacitor $C_{\text {ou }}, C_{\text {ol }}$ | Capacitance | 6.8uF |
|  | $\mathrm{I}_{\text {rms }}\left(\mathrm{I}_{\mathrm{pk}}\right)$ | 17.7A(39.1A) |



Fig. 10. Key waveforms of the proposed converter with $N=3$ and $P=1$.
input filter inductor current and the primary winding current at $t_{3}$, which is determined by (7). At the beginning of Mode 6 , the output capacitor of lower switch $S_{L, 1}$ is discharged by $I_{S_{L}, \mathrm{ZVS}}$, difference between the primary winding current and the input filter inductor current at $t_{6}$, which is determined by (8). The ZVS currents and ZVS ranges of lower and upper switches as the function of the input voltage and output power for this case of $N=3$ and $P=1$ is shown in Fig. 6.

## IV. Experimental Result

A 5-kW laboratory prototype of the proposed converter with $N=3$ and $P=1$ (see Fig. 9) has been built to demonstrate the operating principles.


Fig. 11. Operation modes of the proposed converter with $N=3$ and $P=1$.


Fig. 12. Experimental waveforms. (a) Input and inductor currents showing interleaving effect. (b) Drain-source voltages of $S_{L}$ and $S_{U}$ and primary transformer current $I_{L_{k}}$. (c) Extended waveform of (b) showing ZVS turn ON of switch $S_{L}$. (d) Extended waveform of (b) showing ZVS turn ON of switch $S_{U}$. (e) Diode voltage of $D_{U}$ and secondary transformer current $I_{\text {sec }}$. (f) Diode voltage of $D_{L}$ and secondary transformer current $I_{\text {sec }}$.


Fig. 13. Measured efficiency $\left(P_{o}=5 \mathrm{~kW}, V_{\text {in }}=60 \mathrm{~V}\right.$, and $\left.V_{\text {out }}=400 \mathrm{~V}\right)$.

The proposed converter is experimented under the following system parameters:
$\bullet P_{O}=5 \mathrm{~kW}, \bullet V_{O}=400 \mathrm{~V}, \bullet V_{S}=60 \mathrm{~V}, \bullet f_{S}=50 \mathrm{kHz}$

- $L_{1}=L_{2}=L_{3}=50 \mu \mathrm{H}, \bullet C_{\mathrm{IU}}=C_{\mathrm{IL}}=45 \mu \mathrm{~F}$,
$\bullet C_{\mathrm{OU}}=C_{\mathrm{OL}}=30 \mu \mathrm{~F}$.
Each transformer is built using PQ50/50 core with the number of turns of $N p: N s=11: 11$. The transformer leakage inductance


Fig. 14. Photograph of the proposed converter.
referred to the primary side is $1 \mu \mathrm{H}$. Each switch is implemented with International Rectifier IRFB4668PbF ( $200 \mathrm{~V}, 130 \mathrm{~A}$, and $8 \mathrm{~m} \Omega$ ) MOSFET. Schottky diodes of ON Semiconductor MBR40250 ( 250 V and 40 A ) are used for secondary rectifier. The prototype has been implemented with open-loop test to verify the proposed topology. Fig. 12 shows experimental waveforms obtained at 5 kW load. As we can see from Fig. 12(a),
there is no distinguishable disequilibrium among the interleaved inductor currents. Actually, the input capacitors were separated for each phase and this helps to alleviate the unbalance caused by difference in circuit parameters or mismatch in duty cycle [20]. Fig. 12(b) shows the drain-source voltages of switches $S_{L}$ and $S_{U}$, and primary transformer current $I_{L_{k}}$. The extended waveforms of Fig. 12(b) are shown in Fig. 12(c) and (d). It can be seen from Fig. 12(c) and (d) that both lower switch $S_{L}$ and upper switch $S_{U}$ are being turned on with ZVS, respectively. Fig. 12(e) and (f) show ZCS turn ON and OFF of upper diode $D_{U}$ and lower diode $D_{L}$, respectively. The measured efficiency of the proposed converter is shown in Fig. 13.

The maximum efficiency of $96.8 \%$ was measured at 1200 W load. The full-load efficiency was $93.4 \%$. The photograph of the proposed converter is shown in Fig. 14.

## V. Conclusion

This paper proposes a generalized multiphase dc-dc converter using the BHB cell and voltage doubler for parallel and/or series connection to increase the output voltage and/or the output power. The proposed converter has the following features: significantly reduced transformer turn ratio, ZVS turn-ON of switches and ZCS turn-OFF of diodes, no additional clamping and start-up circuits required, high-component availability and easy thermal distribution, and flexibility in device selection resulting in optimized design. Therefore, the proposed multiphase converter is suitable for high-voltage and high-power applications.

A way of determining the optimum circuit configuration for given output voltage and power level has been presented. Experimental results have also been provided to validate the proposed concept.

## REFERENCES

[1] A. R. Prasad, P. D. Ziogas, and S. Manias, "Analysis and design of a threephase offline DC-DC converter with high-frequency isolation," IEEE Trans. Ind. Appl., vol. 28, no. 4, pp. 824-832, Jul./Aug. 1992.
[2] D. de Souza Oliveira, Jr. and I. Barbi, "A three-phase ZVS PWM DC/DC converter with asymmetrical duty cycle for high power applications," IEEE Trans. Power Electron., vol. 20, no. 2, pp. 370-377, Mar. 2005.
[3] D. S. Oliveira, Jr. and I. Barbi, "A three-phase ZVS PWM DC/DC converter with asymmetrical duty cycle associated with a three-phase version of the hybridge rectifier," IEEE Trans. Power Electron., vol. 20, no. 2, pp. 354-360, Mar. 2005.
[4] H. Kim, C. Yoon, and S. Choi, "A three-phase zero-voltage and zerocurrent switching DC-DC converter for fuel cell applications," IEEE Trans. Power Electron., vol. 25, no. 2, pp. 391-398, Feb. 2010.
[5] J. Lai, "A high-performance V6 converter for fuel cell power conditioning system," in Proc. IEEE VPPC 2005, pp. 624-630.
[6] R. L. Andersen and I. Barbi, "A three-phase current-fed push-pull DCDC converter," IEEE Trans. Power Electron., vol. 24, no. 2, pp. 358-368, Feb. 2009.
[7] S. Lee and S. Choi, "A three-phase current-fed push-pull DC-DC converter with active clamp for fuel cell applications," in Proc. APEC 2010, pp. 1934-1941.
[8] H. Cha, J. Choi, and P. Enjeti, "A three-phase current-fed DC/DC converter with active clamp for low-DC renewable energy sources," IEEE Trans. Power Electron., vol. 23, no. 6, pp. 2784-2793, Nov. 2008.
[9] S. V. G. Oliveira and I. Barbi, "A three-phase step-up DC-DC converter with a three-phase high frequency transformer," in Proc. IEEE ISIE 2005, pp. 571-576.
[10] H. Cha, J. Choi, and B. Han, "A new three-phase interleaved isolated boost converter with active clamp for fuel cells," in Proc. IEEE PESC 2008, pp. 1271-1276.
[11] K. Fathy, H. Lee, T. Mishima, and M. Nakaoka, "Boost-half bridge single power stage PWM DC-DC converter," in Proc. IEEE PECon 2006, pp. 426-431.
[12] J. Zeng, J. Ying, and Q. Zhang, "A novel DC-DC ZVS converter for battery input application," in Proc. IEEE APEC 2002, pp. 892-896.
[13] C. Kim, G. Moon, and S. Han, "Voltage doubler rectified boost-integrated half bridge (VDRBHB) converter for digital car audio amplifiers," IEEE Trans. Power Electron., vol. 22, no. 6, pp. 2321-2330, Nov. 2007.
[14] H. Watanabe and H. Matsuo, "A novel high-efficient DC-DC converter with 1V/20A dc output," in Proc. IEEE INTELEC 2002, pp. 34-39.
[15] D. Choi, B. Lee, S. Choi, C. Won, and D. Yoo, "A novel power conversion circuit for cost-effective battery-fuel cell hybrid systems," J. Power Sour., vol. 152, pp. 245-255, Dec. 2005.
[16] B. Destraz, Y. Louvrier, and A. Rufer, "High efficient interleaved multichannel DC/DC converter dedicated to mobile applications," in Proc. IEEE IAS 2006, pp. 2518-2523.
[17] M. Gerber, J. A. Ferreira, I. W. Hofsajer, and N. Seliger, "Interleaving optimization in synchronous rectified DC/DC converters," in Proc. IEEE PESC 2004, pp. 4655-4661.
[18] C. Chang and M. Knights, "Interleaving technique in distributed power conversion systems," IEEE Trans Circuits Syst., vol. 42, no. 5, pp. 245251, May 1995.
[19] D. S. Oliveira, F. L. M. Antunes, and C. E. A. Silva, "A three-phase ZVS PWM DC-DC converter associated with a double-wye connected rectifier, delta primary," IEEE Trans. Power Electron., vol. 21, no. 6, pp. 1684-1690, Nov. 2006.
[20] H. Kim, C. Yoon, and S. Choi, "An improved current-fed ZVS isolated boost converter for fuel cell applications," in Proc. IEEE 23rd Annu. Appl. Power Electron. Conf. Expo., Feb. 24-28, 2008, pp. 593-599.


Changwoo Yoon was born in Hwasung, Korea, in 1984. He received the B.S. and M.S. degrees from the Department of Control and Instrumentation Engineering, Seoul National University of Technology, Seoul, Korea, in 2007 and 2009, respectively.

He is currently an Engineer of the Research and Development Center, Advance Drive Technology, Anyang, Korea. His research interests include highpower dc-dc converter for new and renewable energy, and for hybrid electric vehicle.


Joongeun Kim was born in Sangju, Korea, in 1981. He received the B.S. and M.S degrees from the Department of Control and Instrumentation Engineering, Seoul National University of Technology, Seoul, Korea, in 2008 and 2010, respectively.

His research interests include high-power dc-dc converter for new and renewable energy, and for hybrid electric vehicle.


Sewan Choi (SM'04) received the B.S. degree in electronic engineering from Inha University, Incheon, Korea, in 1985, and the M.S. and Ph.D. degrees in electrical engineering from Texas A\&M University, College Station, TX, in 1992 and 1995, respectively.

From 1985 to 1990, he was a Research Engineer with Daewoo Heavy Industries, Incheon. From 1996 to 1997, he was a Principal Research Engineer at Samsung Electromechanics Co., Korea. In 1997, he joined the Department of Control and Instrumentation Engineering, Seoul National University of Technology, Seoul, Korea, where he is currently a Professor. His research interests include three-phase power factor correction, power conversion technologies in renewable energy systems, and dc-dc converters for hybrid electric and fuel-cell vehicles.

Dr. Choi directed a student team to design and build a $10-\mathrm{kW}$ fuel cell inverter for residential applications, which won the first place award in the 2003 Future Energy Challenge Competition sponsored by U.S. Department of Energy. He is also an Associate Editor of the IEEE Transactions on Power Electronics and IEEE Transactions on Industry Applications.


[^0]:    Manuscript received March 11, 2010; revised May 7, 2010; accepted July 4, 2010. Date of current version February 4, 2011. Recommended for publication by Associate Editor P. Barbosa.
    C. Yoon is with the Advanced Drive Technology Co., Ltd., Anyang-si, Gyeonggi-do 435-862, Korea (e-mail: cwyoon@adtech21.com).
    J. Kim and S. Choi are with the Department of Control and Instrumentation Engineering, Seoul National University of Technology, Seoul 139-743, Korea (e-mail: hyhi777@hanmail.net; schoi@snut.ac.kr).
    Color versions of one or more of the figures in this paper are available online at http://ieeexplore.ieee.org.

    Digital Object Identifier 10.1109/TPEL.2010.2060498

